



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/753,764	12/29/2000	Sailesh Kottapalli	2207/10122	3475

7590 01/13/2005

Kenyon & Kenyon
Suite 600
333 W. San Carlos Street
San Jose, CA 95110-2711

EXAMINER

HUISMAN, DAVID J

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 01/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<p align="center">Office Action Summary</p>	Application No. 09/753,764	Applicant(s) KOTTAPALLI, SAILESH	
	Examiner David J. Huisman	Art Unit 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 November 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 November 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-22 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Request For Continued Examination as received on 10/20/04 and Amendment as received on 11/3/2004.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Due to the amendments made to the claims during prosecution, the title should now be amended to more accurately reflect the content of the claims.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

5. Claims 1-4, 9-13, and 18-21 are rejected under 35 U.S.C. 102(a) as being anticipated by Applicant's Admitted Prior Art (herein referred to as AAPA).
6. Referring to claim 1, AAPA has taught a simultaneous multithreaded processor system comprising:

Art Unit: 2183

a) a first multiplexer associated with instruction pointers of a first thread. See Fig.2, component 218.

b) a second multiplexer associated with instruction pointers of a second thread. See Fig.2, component 220.

c) a first storage element dedicated to the first multiplexer. See Fig.2, component 248, for instance, and note that the storage element is dedicated to holding inactive thread pointers from the first multiplexer. The American Heritage® Dictionary of the English Language defines “dedicate” as “to set apart for a special use” (see attached definition). Clearly, when the first multiplexer is associated with the inactive thread, then storage element 248 is dedicated only to holding pointers from that multiplexer (i.e., it is set aside for special use by the first multiplexer).

d) a second storage element dedicated to the second multiplexer. See Fig.2, component 250, for instance, and note that the storage element is dedicated to holding inactive thread pointers from the second multiplexer. The American Heritage® Dictionary of the English Language defines “dedicate” as “to set apart for a special use” (see attached definition). Clearly, when the second multiplexer is associated with the inactive thread, then storage element 250 is dedicated only to holding pointers from that multiplexer (i.e., it is set aside for special use by the second multiplexer).

e) said first and second multiplexers to provide said instruction pointers of said first and second threads for execution in said processor. See Fig.2 and note that MUXs 218 and 220 provide pointers to subsequent stages in the pipeline (which includes an execution stage 212).

f) one of the first and second threads is active while the other of said first and second threads is inactive. Note that MUX 246 only has one output. This will be either an instruction from a first

Art Unit: 2183

thread or an instruction from a second thread. The thread that is selected will be active; the other will be inactive.

g) said instruction pointers for the active thread are delivered to processor logic. If the first thread is active, then the output of MUX 218 will be selected for output by MUX 246 and proceed to processor logic in additional pipeline stages. Likewise, if the second thread is active, then the output of MUX 220 will be selected for output by MUX 246 and proceed to processor logic in additional pipeline stages.

h) if the first thread is inactive, said instruction pointers for the first thread are delivered to the first storage element for delivery to the processor logic when the first thread becomes active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the first thread). That is, if the first thread is inactive, instruction pointers from the first multiplexer will be re-steered (via re-steer logic) to the first storage element (which could also include storage element 252, for instance). The first storage element is then able to provide these instruction pointers to the MUX 220, which would output the instructions to processor logic when the first thread becomes active.

i) if the second thread is inactive, said instruction pointers for the second thread are delivered to the second storage element for delivery to the processor logic when the second thread becomes active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the second thread). That is, if the second thread is inactive, instruction pointers from the second multiplexer will be re-steered (via re-steer logic) to the second storage element (which could also include storage element 254, for instance). The second storage element is then able to provide these instruction

Art Unit: 2183

pointers to the MUX 220, which would output the instructions to processor logic when the second thread becomes active.

7. Referring to claim 2, AAPA has taught a system as described in claim 1. AAPA has further taught a common multiplexer coupled between said first and second multiplexer and processor logic. See Fig.2, component 246.

8. Referring to claim 3, AAPA has taught a system as described in claim 2. AAPA has further taught that the common multiplexer receives instruction pointer data sequentially from the first multiplexer and the second multiplexer by utilizing a time-multiplexing protocol. See page 2, lines 17-19, of applicant's specification (background information section).

9. Referring to claim 4, AAPA has taught a system as described in claim 3. AAPA has further taught that the time-multiplexing protocol is a 'round-robin' protocol. See page 2, lines 17-19, of applicant's specification (background information section).

10. Referring to claim 9, AAPA has taught a system as described in claim 1. AAPA has further taught that the storage element is a flip-flop device. See page 2, line 21.

11. Referring to claim 10, AAPA has taught a method for a simultaneous multithreaded processor system, comprising the steps of:

a) associating a first multiplexer with instruction pointers of a first thread. See Fig.2, component 218.

b) associating a second multiplexer with instruction pointers of a second thread. See Fig.2, component 220.

Art Unit: 2183

- c) providing, by said first and second multiplexers, said instruction pointers of said first and second threads for execution in said processor. See Fig.2 and note that MUXs 218 and 220 provide pointers to subsequent stages in the pipeline (which includes an execution stage 212).
- d) dedicating a first storage element to the first multiplexer. See Fig.2, component 248, for instance, and note that the storage element is dedicated to holding inactive thread pointers from the first multiplexer. The American Heritage® Dictionary of the English Language defines “dedicate” as “to set apart for a special use” (see attached definition). Clearly, when the first multiplexer is associated with the inactive thread, then storage element 248 is dedicated only to holding pointers from that multiplexer (i.e., it is set aside for special use by the first multiplexer).
- e) dedicating a second storage element to the second multiplexer. See Fig.2, component 250, for instance, and note that the storage element is dedicated to holding inactive thread pointers from the second multiplexer. The American Heritage® Dictionary of the English Language defines “dedicate” as “to set apart for a special use” (see attached definition). Clearly, when the second multiplexer is associated with the inactive thread, then storage element 250 is dedicated only to holding pointers from that multiplexer (i.e., it is set aside for special use by the second multiplexer).
- f) establishing one of the first and second threads as active and the other of said first and second threads as inactive. Note that MUX 246 only has one output. This will be either an instruction from a first thread or an instruction from a second thread. The thread that is selected will be active; the other will be inactive.
- g) delivering said instruction pointers for the active thread to processor logic. If the first thread is active, then the output of MUX 218 will be selected for output by MUX 246 and proceed to

Art Unit: 2183

processor logic in additional pipeline stages. Likewise, if the second thread is active, then the output of MUX 220 will be selected for output by MUX 246 and proceed to processor logic in additional pipeline stages.

h) if the first thread is inactive, delivering said instruction pointers for the first thread to the first storage element for delivery to the processor logic when the first thread becomes active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the first thread). That is, if the first thread is inactive, instruction pointers from the first multiplexer will be re-steered (via re-steer logic) to the first storage element (which could also include storage element 252, for instance).

The first storage element is then able to provide these instruction pointers to the MUX 220, which would output the instructions to processor logic when the first thread becomes active.

i) if the second thread is inactive, delivering said instruction pointers for the second thread to the second storage element for delivery to the processor logic when the second thread becomes active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the second thread). That is, if the second thread is inactive, instruction pointers from the second multiplexer will be re-steered (via re-steer logic) to the second storage element (which could also include storage element 254, for instance). The second storage element is then able to provide these instruction pointers to the MUX 220, which would output the instructions to processor logic when the second thread becomes active.

Art Unit: 2183

12. Referring to claim 11, AAPA has taught a method as described in claim 10. Furthermore, the system of claim 2 performs the method of claim 11. Therefore, claim 11 is rejected for the same reasons set forth in the rejection of claim 2 above.

13. Referring to claim 12, AAPA has taught a method as described in claim 11. Furthermore, the system of claim 3 performs the method of claim 12. Therefore, claim 12 is rejected for the same reasons set forth in the rejection of claim 3 above.

14. Referring to claim 13, AAPA has taught a method as described in claim 12. Furthermore, the system of claim 4 performs the method of claim 13. Therefore, claim 13 is rejected for the same reasons set forth in the rejection of claim 4 above.

15. Referring to claim 18, AAPA has taught a method as described in claim 10. Furthermore, the system of claim 9 performs the method of claim 18. Therefore, claim 18 is rejected for the same reasons set forth in the rejection of claim 9 above.

16. Referring to claim 19, AAPA has taught a simultaneous multithreaded processor system comprising:

a) a first multiplexer associated with instruction pointers of a first thread. See Fig.2, component 218.

b) a second multiplexer associated with instruction pointers of a second thread. See Fig.2, component 220.

c) a first storage element dedicated to the first multiplexer.

d) a second storage element dedicated to the second multiplexer.

Art Unit: 2183

e) said first and second multiplexers provide said instruction pointers of said first and second threads for execution in said processor. See Fig.2 and note that MUXs 218 and 220 provide pointers to subsequent stages in the pipeline (which includes an execution stage 212).

f) one of the first and second threads is active while the other of said first and second threads is inactive. Note that MUX 246 only has one output. This will be either an instruction from a first thread or an instruction from a second thread. The thread that is selected will be active; the other will be inactive.

g) said instruction pointers for the active thread are delivered to processor logic. If the first thread is active, then the output of MUX 218 will be selected for output by MUX 246 and proceed to processor logic in additional pipeline stages. Likewise, if the second thread is active, then the output of MUX 220 will be selected for output by MUX 246 and proceed to processor logic in additional pipeline stages.

h) if the first thread is inactive, said instruction pointers for the first thread are delivered to the first storage element for delivery to the processor logic when the first thread becomes active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the first thread). That is, if the first thread is inactive, instruction pointers from the first multiplexer will be re-steered (via re-steer logic) to the first storage element (which could also include storage element 252, for instance). The first storage element is then able to provide these instruction pointers to the MUX 220, which would output the instructions to processor logic when the first thread becomes active.

i) if the second thread is inactive, said instruction pointers for the second thread are delivered to the second storage element for delivery to the processor logic when the second thread becomes

Art Unit: 2183

active. As disclosed on page 2, lines 21-23, of applicant's background, the storage elements are used to store instruction pointers for the inactive thread (in this case, the second thread). That is, if the second thread is inactive, instruction pointers from the second multiplexer will be re-steered (via re-steer logic) to the second storage element (which could also include storage element 254, for instance). The second storage element is then able to provide these instruction pointers to the MUX 220, which would output the instructions to processor logic when the second thread becomes active.

j) a common multiplexer coupled between said first and second multiplexer and processor logic that receives instruction pointer data sequentially from the first multiplexer and the second multiplexer by utilizing a time-multiplexing protocol. See Fig.2, component 246, and see page 2, lines 17-19, of applicant's specification (background information section).

17. Referring to claim 20, AAPA has taught a system as described in claim 19. AAPA has further taught that the first multiplexer and the second multiplexer receive instruction pointer information and data from a plurality of stages in a processor pipeline. See Fig.2, and note that MUXs 218 and 220 receive pointer information and data from various pipeline stages, including the IPG-1, IPG+1, IPG+2, and CMT stages.

18. Referring to claim 21, AAPA has taught a system as described in claim 20. AAPA has further taught that the first multiplexer and the second multiplexer receive instruction pointer information and data from re-steer logic at the plurality of stages in the processor pipeline. See Fig.2, and note that the information is received from re-steer logic located in a plurality of pipeline stages (the re-steer logic includes the boxes labeled 1-6).

Claim Rejections - 35 USC § 103

19. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

20. Claims 5-8, 14-17, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA, as applied above.

21. Referring to claim 5, AAPA has taught a system as described in claim 1. Although AAPA's Fig.2 utilizes time-multiplexing between two threads (page 2, lines 17-19), AAPA has not explicitly taught that the first multiplexer and the second multiplexer are priority multiplexers. However, AAPA also shows that priority multiplexers are known in the art. See Fig. 1. In addition, from page 2, lines 6-9 of applicant's specification, it has been taught that a thread may be switched if a higher priority thread needs attention. As a result, it would have been obvious to one of ordinary skill in the art to modify the first and second multiplexers of Fig.2 to be priority multiplexers so that more important threads, having highest priority, are executed as soon as possible.

22. Referring to claim 6, AAPA has taught a system as described in claim 5. AAPA has further taught that the first multiplexer and the second multiplexer receive instruction pointer information and data from a plurality of stages in a processor pipeline. See Fig.2, and note that MUXs 218 and 220 receive pointer information and data from various pipeline stages, including the IPG-1, IPG+1, IPG+2, and CMT stages.

Art Unit: 2183

23. Referring to claim 7, AAPA has taught a system as described in claim 6. AAPA has further taught that the first multiplexer and the second multiplexer receive instruction pointer information and data from re-steer logic at the plurality of stages in the processor pipeline. See Fig.2, and note that the information is received from re-steer logic located in a plurality of pipeline stages (the re-steer logic includes the boxes labeled 1-6).

24. Referring to claim 8, AAPA has taught a system as described in claim 7. AAPA has not explicitly taught that the first and second multiplexers (of Fig.2) pass the instruction pointer information and data to the common multiplexer with a pre-determined priority. However, AAPA has taught the concept of a multiplexer which passes instruction pointer information and data with a pre-determined priority. See Fig.1, and page 4, line 16, to page 5, line 9, of applicant's specification. Such a multiplexer allows for switching threads such that the highest priority thread receives immediate attention. See page 2, lines 6-9 of applicant's specification. As a result, it would have been obvious to one of ordinary skill in the art to modify Fig.2 of AAPA such that the first and second multiplexers (of Fig.2) pass the instruction pointer information and data to the common multiplexer with a pre-determined priority so that more important threads, having highest priority, are executed as soon as possible.

25. Referring to claim 14, AAPA has taught a method as described in claim 10. Furthermore, the system of claim 5 performs the method of claim 14. Therefore, claim 14 is rejected for the same reasons set forth in the rejection of claim 5 above.

26. Referring to claim 15, AAPA has taught a method as described in claim 14. Furthermore, the system of claim 6 performs the method of claim 15. Therefore, claim 15 is rejected for the same reasons set forth in the rejection of claim 6 above.

Art Unit: 2183

27. Referring to claim 16, AAPA has taught a method as described in claim 15. Furthermore, the system of claim 7 performs the method of claim 16. Therefore, claim 16 is rejected for the same reasons set forth in the rejection of claim 7 above.

28. Referring to claim 17, AAPA has taught a method as described in claim 16. Furthermore, the system of claim 8 performs the method of claim 17. Therefore, claim 17 is rejected for the same reasons set forth in the rejection of claim 8 above.

29. Referring to claim 22, AAPA has taught a system as described in claim 19. AAPA has not explicitly taught that the first and second multiplexers (of Fig.2) pass the instruction pointer information and data to the common multiplexer with a pre-determined priority. However, AAPA has taught the concept of a multiplexer which passes instruction pointer information and data with a pre-determined priority. See Fig.1, and page 4, line 16, to page 5, line 9, of applicant's specification. Such a multiplexer allows for switching threads such that the highest priority thread receives immediate attention. See page 2, lines 6-9 of applicant's specification. As a result, it would have been obvious to one of ordinary skill in the art to modify Fig.2 of AAPA such that the first and second multiplexers (of Fig.2) pass the instruction pointer information and data to the common multiplexer with a pre-determined priority so that more important threads, having highest priority, are executed as soon as possible.

Response to Arguments

30. Applicant's arguments filed on November 3, 2004, have been fully considered but they are not persuasive.

Art Unit: 2183

31. Applicant argues the novelty/rejection of claims 1, 9, and 18 on pages 9-10 of the remarks, in substance that:

"AAPA does not teach or suggest a first storage element dedicated to the first multiplexer and a second storage element dedicated to the second multiplexer, as claimed in claims 1, 10, and 19"

32. These arguments are not found persuasive for the following reasons:

a) The examiner asserts that the word "dedicated" is broadly defined as "To set apart for a special use" by The American Heritage® Dictionary of the English Language. As discussed in the rejections above, a storage element is dedicated to a multiplexer when the multiplexer is associated with the inactive thread. That is, the storage element is dedicated to receiving an inactive instruction pointer and will not be receiving an active instruction pointer (therefore, it is dedicated to the single multiplexer).

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (571) 272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJH
David J. Huisman
January 4, 2005



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100